



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/873,875	06/04/2001	Christophe de Dinechin	10011596-1	5117

22879 7590 09/08/2005

HEWLETT PACKARD COMPANY  
P O BOX 272400, 3404 E. HARMONY ROAD  
INTELLECTUAL PROPERTY ADMINISTRATION  
FORT COLLINS, CO 80527-2400

EXAMINER
----------

VO, LILIAN

ART UNIT	PAPER NUMBER
----------	--------------

2195

DATE MAILED: 09/08/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

4

## Office Action Summary

Application No.

09/873,875

Applicant(s)

DE DINECHIN ET AL.

Examiner

Lilian Vo

Art Unit

2195

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 20 June 2005.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1 - 26 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1 - 26 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)             | 4) <input type="checkbox"/> Interview Summary (PTO-413)                     |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)    | Paper No(s)/Mail Date. _____  |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| Paper No(s)/Mail Date _____   | 6) <input type="checkbox"/> Other: _____                                    |

### DETAILED ACTION

1. In view of the appeal brief filed on 6/20/05, PROSECUTION IS HEREBY REOPENED.

New grounds of rejection are set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

(1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,

(2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

2. Claims 1 – 26 are pending.

### *Claim Rejections - 35 USC § 112*

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claim 26 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

**Claim 26** recites the context is stored in memory other than the inconsequential register, which depends on claim 1 claiming to save the context using an inconsequential register. How can the context to be saved in the inconsequential register as recited in the independent claim and

Art Unit: 2195

then be stored in the memory other than the inconsequential register in the depending claim.

This is considered unclear and indefinite. Clarification is required.

***Claim Rejections - 35 USC § 101***

5. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

6. Claims 1 – 11, 22 – 26 are rejected under 35 U.S.C. 101 because they are directed to non-statutory subject matter.

7. **Claims 1 – 11 and 23 – 26** are directed to method steps, which can be practiced mentally in conjunction with pen and paper, therefore they are directed to non-statutory subject matter. Specifically, as claimed, it is uncertain what performs each of the claimed method steps. Moreover, each of the claimed steps, inter alia, saving, preventing, restoring, using, can be practiced mentally in conjunctions with pen and paper. The claimed steps do not define a machine or computer implemented process [see MPEP 2106]. Therefore, the claimed invention is directed to non-statutory subject matter. (The examiner suggests applicant to change “method” to “computer implemented method” in the preamble to overcome the outstanding 35 U.S.C. 101 rejection).

8. **Claim 22** claims software which comprising instructions for performing context switch function. These instructions are not tangibly embodied in a manner so as to be executable.

***Claim Rejections - 35 USC § 103***

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10. Claims 1 – 5, 9, 11 – 16, 20, 22 and 24 - 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion), in view of Shaylor (US 6,408,325).

11. Regarding **claim 1**, Bugion discloses a method of switching context on a processor (col. 4, lines 52 – 61), the method comprising:

saving and restoring the context under software control to memory (col. 4, lines 46 – 48, col. 11, lines 13 - 15: instructions to be carried out upon occurrence of exception or interrupt. Col. 17, lines 20 – 21. Col. 4, lines 52 – 61: switching from and to between the HOS context and the VMM context is then carried out in the driver and in the virtual machine monitor, respectively. Col. 11, lines 30 – 52: any available memory space may be used to save context and actual storage and retrieval may be accomplished using any known technique); and

preventing the processor from changing the context while the context is being saved (col. 11, lines 30 – 52: total switch preferably first saves the state before setting it according to the target context in order to facilitate the inverse operation. Col 17, lines 18 – 21: ensure that no interrupts occur during the switch).

Bugion did not clearly disclose the context is being saved using an inconsequential register. Instead, Bugion discloses that any available memory space may be used to save the information and actual storage may be accomplished using any known technique (col. 11, lines 39 – 41). Shaylor discloses that when context switch take place, the context is saved to a selected register, the shadow register or into register save area (col. 4, lines 25 – 40, col. 5, lines 15 – 17, 44 – 49). According to applicant's specification (page 6, lines 6 – 7), the inconsequential register is defined as a type of storage or memory that is not used by the host OS at the time of the interruption. Therefore, it would have been obvious for one of an ordinary skill in the art, to incorporate Shaylor's teaching together with Bugion to utilize the memory, the shadow register or the selected register to save the context when a context switch occurs and still able to perform the intended functions equally well without causing the system to crash.

12. Regarding **claim 2**, as modified Bugion disclose the inconsequential register (available memory, selected register or the register save area) is used as a temporary storage in lieu of a privileged register (Bugion: col. 11, lines 39 – 41, 62 – 67 and Shaylor: col. 4, lines 25 – 40, col. 5, lines 15 – 17, 44 – 49).

13. Regarding **claim 3**, as modified Bugion discloses the context is saved at a predetermined interruption point (Bugion: col. 10, lines 31 – 48, col. 17, lines 6 – 21).

14. Regarding **claim 4**, as modified Bugion discloses the context is switched between a host operating system and a virtual machine application (Bugion: col. 4, lines 52 – 61: switching from

Art Unit: 2195

HOS context to VMM context. Col 11, lines 30 – 52), the virtual machine application controlling the context switch (col. 11, lines 30 – 52: VMM handles directly all exceptions and interrupts that occur while executing in the VMM context. Col. 12, lines 20 – 24: the VMM completely takes over the machine and only voluntarily relinquishes control to the HOS).

15. Regarding **claim 5**, as modified Bugion discloses the inconsequential register is used to pass information to the virtual machine application (Bugion: col. 11, lines 30 – 52: total switch saves HOS context to any available memory space and changes the address space to be mapped into the VMM context. Col. 16, lines 45 - 61).

16. **Claim 9** is rejected on the same ground as stated in claim 1 above.

17. Regarding **claim 11**, Bugion discloses a method of switching context between a host OS and a virtual machine on a processor (col. 4, lines 52 – 61), the processor having privileged registers (col. 14, lines 4 – 7), the processor having access to other memory (col. 5, lines 6 – 9), the method comprising:

giving the virtual machine access to the privileged registers (col. 4, lines 52 – 61, col. 14, lines 1 – 10);

saving the context under software control to memory as temporary storage at a predetermined interruption point (col. 4, lines 46 – 48, col. 11, lines 13 - 15: instructions to be carried out upon occurrence of exception or interrupt. Col. 17, lines 6 – 21. Col. 4, lines 52 – 61: switching from and to between the HOS context and the VMM context is then carried out in

Art Unit: 2195

the driver and in the virtual machine monitor, respectively. Col. 11, lines 30 – 52: any available memory space may be used to save context and actual storage and retrieval may be accomplished using any known technique, col. 10, lines 31 – 48);

preventing the processor from changing the context while the context is being saved (col. 11, lines 30 – 52: total switch preferably first saves the state before setting it according to the target context in order to facilitate the inverse operation. Col 17, lines 18 – 21: ensure that no interrupts occur during the switch).

the virtual machine application controlling the context switch (col. 11, lines 30 – 52: VMM handles directly all exceptions and interrupts that occur while executing in the VMM context. Col. 12, lines 20 – 24: the VMM completely takes over the machine and only voluntarily relinquishes control to the HOS).

Bugion did not clearly disclose the context is being saved using the privileged register. Instead, Bugion discloses that any available memory space may be used to save the information and actual storage may be accomplished using any known technique (col. 11, lines 39 – 41). Shaylor discloses that when context switch take place, the context is saved to a selected register, the shadow register or into register save area (col. 4, lines 25 – 40, col. 5, lines 15 – 17, 44 – 49). Therefore, it would have been obvious for one of an ordinary skill in the art, to incorporate Shaylor's teaching together with Bugion to utilize the memory, the shadow register or the selected register to save the context when a context switch occurs and still able to perform the intended functions equally well without causing the system to crash.



Art Unit: 2195

18. **Claims 12 – 16, 20 and 22** are rejected on the same ground as stated in claims 1 – 5 and 11 above.

19. Regarding **claim 24**, as modified Bugion discloses the inconsequential register includes storing an address, the address indicating a memory location at which the context will be saved (Bugion: col. 11, lines 41 – 46, col. 14, lines 4 – 6).

20. Regarding **claim 25**, as modified Bugion discloses the inconsequential register does not store context a predetermined interruption point (Bugion: col. 8, lines 36 – 39, col. 16, lines 36 – 42).

21. Regarding **claim 26**, as modified Bugion discloses the context is stored in memory other than the inconsequential register (Bugion: col. 11, lines 30 – 52: any available memory space may be used to save context and actual storage).

22. **Claims 6, 17 and 23** are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion) in view of Shaylor (US 6,408,325), as applied to claims 1 and 12 above, and further in view of Applicants' admitted prior art (hereinafter AAPA).

23. Regarding **claims 6 and 17**, as modified Bugion did not clearly disclose the context switched is using an IA-64 processor. However, as modified Bugion discloses the process of

Art Unit: 2195

total context switching (Bugion: col. 11, lines 30 – 52) that is done in virtual machine monitor (Bugion: col. 4, lines 52 – 61), in which VMM can also provide architectural compatibility between different processor architectures by using known technique (Bugion: col. 2, lines 21 – 36). Furthermore, an IA-64 processor is considered a well-known architecture as disclosed in Applicants' admitted prior art (specification page 1, paragraph 4). It would have been obvious for one of an ordinary skill in the art, to implement modified Bugion's system with an IA-64 processor because modified Bugion switches total context that uses VMM which capable of providing architectural compatibility between different processor architectures (Bugion: col. 2, lines 21 – 36).

24. Regarding **claim 23**, as modified Bugion did not clearly disclose the content of the inconsequential register is corrupted during the context switch. Nevertheless, this limitation has been disclosed in AAPA as a well-known feature in which certain registers might be corrupted by context switching process (specification page 1, paragraph 4). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made, to incorporate this knowledge with modified Bugion to be aware of the issue, particularly when perform context switch in an IA-64 processor so that current state of the process can be properly reserved and restored when its execution is resumed again.

25. Claims 7, 8, 18 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion) in view of Shaylor (US 6,408,325), as applied

Art Unit: 2195

to claims 1 and 12 above, in view of AAPA, and further in view of Yamaura et al. (US. Pat. Application Publication 2001/0008563, hereinafter Yamaura).

26. Regarding **claims 7 and 8**, as modified Bugion did not clearly disclose the temporary storage includes caller-save register or branch register. Nevertheless, Yamaura discloses a system that use link register (caller-save register) for holding an address of a source from which a subroutine call is made and LI and LN registers (branch register, caller-save register) for holding branch destination addresses at a time of IRQ (page 6, paragraph 0110 and page 12, paragraph 209, page 5, paragraph 0082). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made, to particularly implement modified Bugion's system with Yamaura's teaching with the use of link register and/or branch register as a storage to hold the addresses of the current context information so that data can be accessed more quickly.

27. **Claims 18 and 19** are rejected on the same ground as stated in claims 7 and 8.

28. Claims 10 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bugion et al. (US 6,496,847, hereinafter Bugion) in view of Shaylor (US 6,408,325), as applied to claims 1 and 12 above, and further in view of Yamaura et al. (US. Pat. Application Publication 2001/0008563).

Art Unit: 2195

29. Regarding **claim 10**, as modified Bugion did not clearly disclose the context is restored by using a branch register to perform an indirect branch. Nevertheless, Yamaura disclose a system that use a plurality of registers for storing data to undergo operation processing which can be freely written/read to/from the registers (page 5, paragraph 0082). Furthermore, Yamaura discloses that LI and LN registers (branch register, caller-save register) are used for holding branch destination addresses at a time of IRQ (page 6, paragraph 0110 and page 12, paragraph 209, page 5, paragraph 0082). It would have been obvious for one of an ordinary skill in the art, at the time the invention was made, to particularly implement modified Bugion's system with Yamaura's teaching with the use of branch register as a storage to hold the destination addresses at a time of IRQ when restoring the context so that processing can be resumed from last interrupt efficiently and quickly.

30. **Claim 21** is rejected on the same ground as stated in claim 10 above.

### *Response to Arguments*

31. Applicant's arguments filed 6/20/05 have been fully considered but they are not persuasive for the reasons set forth below.

32. With respect to applicant's argument that "the use of any register will not solve the problem posed in the application..." (page 5, 8<sup>th</sup> paragraph) and "...a system crash is prevented" (page 6, 2<sup>nd</sup> – 3<sup>rd</sup> paragraphs), applicant is arguing a feature of the invention not specifically stated in the claim language, which is improper. Claim subject matter, not the specification, is

Art Unit: 2195

the measure of invention. Limitations in the specification cannot be read into the claims for the purpose of avoiding the prior art. *In re Self*, 213 USPQ 1,5 (CCPA 1982); *In re Priest*, 199 USPQ 11,15 (CCPA 1978).

Furthermore, according to Bugion's system, the context switch is performed successfully without being crashed as stated in col. 11, lines 30 – 52 (total switch preferably first saves the state before setting it according to the target context in order to facilitate the inverse operation) and col 17, lines 18 – 21 (ensure that no interrupts occur during the switch). Therefore, if Bugion's system is using any register to save the context, the context can be restored correctly without being crashed.

33. Regarding applicant's argument that Bugion fails to teach or suggest saving context at a predetermined interruption point (page 7, 1<sup>st</sup> paragraph), the examiner disagrees. Bugion has specifically taught the use of instructions to be carried out upon the occurrence of interrupt or exception. Applicant is directed to col. 4, lines 46 – 48, col. 10, lines 31 – 48, col. 11, lines 13 – 15, and col. 17, lines 20 - 21.

34. With respect to applicant's remark that the prior art does not indicate how the context is saved (page 7, 3<sup>rd</sup> paragraph) or whether context is switched at a synchronous interrupt (page 7, 5<sup>th</sup> paragraph), applicant is arguing a feature of the invention not specifically stated in the claim language, which is improper. Claim subject matter, not the specification, is the measure of invention. Limitations in the specification cannot be read into the claims for the purpose of

Art Unit: 2195

avoiding the prior art. In re Self, 213 USPQ 1,5 (CCPA 1982); In re Priest, 199 USPQ 11,15 (CCPA 1978).

### *Conclusion*

35. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lilian Vo whose telephone number is 571-272-3774. The examiner can normally be reached on Monday - Thursday, 7:30am - 5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai An can be reached on 571-272-3756. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 Group receptionist: 571-272-2100.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lilian Vo  
Examiner  
Art Unit 2195

lv  
September 2, 2005

  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2